Assignment 4: Digital circuit

Attention: Recommend using LATEX to complete your work. You can use any tool, such as Logisim, Visio, Draw.io, PowerPoint, etc., to create diagrams. However, handwritten or hand-drawn content is not acceptable.

1 Combinational logic

Student ID:

The circuit shown in Figure. 1 is a 1-bit comparator. Answer the following questions.




Figure 1: A 1-bit comparator circuit

- (a) Write the un-simplified logic expressions for Y0, Y1 and Y2. [6 pt]
- (b) Draw the truth table of this circuit in the following table. [6 pt]
- (c) Write the sum of minterm for Y0, Y1 and Y2. [6 pt]
- (d) What comparison do the outputs Y0, Y1 and Y2 represent respectively? e.g. Y0 = 1 represents A = B, A < B or A > B (one of the three cases). [6 pt]
- (e) Draw the circuit of an unsigned 2-bit comparator using this 1-bit comparator and the following logic gates: 2-input AND, 2-input OR, and 1-input NOT. The 2-bit comparator has two 2-bit inputs A1A0 and B1B0, three outputs Y0, Y1 and Y2 with the same function as the 1-bit comparator. You can use the 1-bit comparator as a basic logic block as shown in Figure. 2. [10 pt]




Figure 2: A 1-bit comparator diagram

Answer to Question 1

Your answer here.

- (a) $Y0 = \overline{AB}A$, $Y1 = \overline{AB}A + \overline{AB}B$, $Y2 = \overline{AB}B$.
- (b) Do not modify the given values in the truth table.

A	В	Y2	Y1	Y0
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

- (c) $Y0 = A\bar{B}$. $Y1 = AB + \bar{A}\bar{B}$. $Y2 = \bar{A}B$.
- (d) Y0 represents A > B. Y1 represents A = B. Y2 represents A < B.

(e)




Figure 3: Q1 e solution

2 SDS

In the following circuit, NOT gates have a delay of 1ns, AND gates have a delay of 4ns, NAND gates have a delay of 3ns, OR gates have a delay of 4ns, NOR gates have a delay of 3ns. The registers have a clk-to-q delay of 2ns and setup time of 2ns. Assume the inputs comes from registers. All the delays refer to propagation delay.




Figure 4: Circuit Diagram

What is the minimum acceptable clock cycle time for this circuit? What clock frequency does it correspond to? (please include enough explanation) [16 pt]

Answer to Question 2

```
Your answer here. T=t_{setup}+t_{clk-to-q}+t_{combinational} \\ T1=2+2+4+3=11 \\ ns, T2=2+2+4+4=12 \\ ns, T3=2+2+3=7 \\ ns, \\ T=\max(T1,T2,T3)=12 \\ ns, f=1/T=1/12 \\ n=83.3 \\ MHz
```

3 Finite state machine

In this part, you need to implement a detector. When receiving two or more successive '0's or '1's, it outputs 1. For a bit sequence, it inputs one bit a period from left to right. e.g: input='11101001', output='01100010'.

- (a) Draw the FSM (Moore machine) for this detector in five states: $\{\text{start}\}$, $\{10\}$ (discrete '0'), $\{01\}$ (discrete '1'), $\{00\}$ (successive '0's), $\{11\}$ (successive '1's). e.g. input='011001', state= $\{\text{start}\}\rightarrow \{10\}\rightarrow \{01\}\rightarrow \{11\}\rightarrow \{10\}\rightarrow \{01\}$ [10 pt]
- (b) Draw the FSM (Mealy machine) for this detector in no more than three states.[10 pt]
- (c) Assign '000' to represent state {start}, '110' to represent {10}, '101' to represent {01}, '100' to represent {00}, '111' to represent {11}. We use 'CS' to represent current state and 'NS' for next state. Fill the truth table for the next-state and output logic based on the Moore FSM. [15 pt]
- (d) Draw the circuit diagram for NS and output. [15 pt]

Answer to Question 3




Figure 5: Q3 a b solution

(c) Do not modify the given values in the truth table.

CS[2]	CS[1]	CS[0]	input	NS[2]	NS[1]	NS[0]	output
0	0	0	0	1	1	0	0
0	0	0	1	1	0	1	0
1	1	0	0	1	0	0	0
1	1	0	1	1	0	1	0
1	0	1	0	1	1	0	0
1	0	1	1	1	1	1	0
1	0	0	0	1	0	0	1
1	0	0	1	1	0	1	1
1	1	1	0	1	1	0	1
1	1	1	1	1	1	1	1

(d)

