

# CS211 Advanced Computer Architecture L03 Microcode, Instruction, ISA

Chundong Wang September 24, 2025



#### Instruction Set Architecture (ISA)

- The contract between software and hardware
- Typically described by giving all the programmer-visible state (registers + memory) plus the semantics of the instructions that operate on that state
- IBM 360 was first line of machines to separate ISA from implementation (aka. *microarchitecture*)
- Many implementations possible for a given ISA
  - e.g. 1., AMD Opteron and Intel Core i7, with the same 80x86 ISA
  - e.g. 2: many cellphones use the ARM ISA with implementations from many different companies including Apple, Qualcomm, Samsung, Huawei, etc.



#### Class of ISA

- ISA
  - General-purpose register (GPR) architectures
    - Operands are either registers or memory locations
  - Stack
    - The operands are implicitly on top of the stack
  - Accumulator
    - One operand is implicitly the accumulator

e.g., 
$$C \leftarrow A + B$$

Stack	Accumulator	GPR (reg/mem)	GPR (load/store)
Push A	Load A	Load R1, A	Load R1, A
Push B	Add B	Add R3, R1, B	Load R2, B
Add	Store C	Store R3, C	Add R3, R1, R2
Pop C			Store R3, C

CS211@ShanghaiTech



#### Stack and Accumulator

- Stack: no register, but stack
  - Pros
    - Simple Model of expression evaluation (Reverse Polish Notation)
    - Short instruction, i.e., push, pop, etc.
  - Cons
    - Stack can't be randomly accessed
    - Stack accessed every operation, to be a bottleneck
- Accumulator: one register, i.e., accumulator
  - Pros
    - Short instructions
  - Cons
    - Accumulator is only temporary storage, thus with high memory traffics



#### CISC, RISC

- Both are widely used!!!
- CISC
  - Complex instruction set computer
  - Rep: x86
- RISC
  - Reduced instruction set computer
  - Reps: RSIC-V, MIPS, SPARC
- Main features of RISC, in contrast to CISC
  - A large number of registers and a highly regular instruction pipeline, allowing a low number of clock cycles per instruction (CPI) for high throughput
    - SPARC and RISC-V both with 32 general-purpose integer registers
    - X86, 8 general-purpose integer registers
  - Uniform instruction format
  - Load-store architecture
    - Only load and store instruction can access memory to load/store data



#### The RISC Tenets

- RISC
  - Single-cycle execution
  - Hardwired control
  - Load/store architecture
  - Few memory addressing modes
  - Fixed-length inst. format
  - Reliance on compiler optimizations
  - Many registers (compilers are better at using them)

- CISC
  - Many multicycle operations
  - Microcoded multi-cycle operations
  - Register-mem and mem-mem
  - Many more modes
  - Many formats and lengths
  - Hand assemble to get good performance
  - Few registers



#### ISA to Microarchitecture Mapping

 ISA often designed with particular microarchitectural style in mind, e.g.,

Accumulator  $\Rightarrow$  hardwired, unpipelined

CISC  $\Rightarrow$  microcoded

RISC  $\Rightarrow$  hardwired, pipelined

VLIW  $\Rightarrow$  fixed-latency in-order parallel pipelines

JVM  $\Rightarrow$  software interpretation

- But can be implemented with any microarchitectural style
  - Intel Ivy Bridge: hardwired pipelined CISC (x86) machine (with some microcode support)
  - Spike: Software-interpreted RISC-V machine
    - https://github.com/riscv/riscv-isa-sim
  - ARM Jazelle: A hardware JVM processor



#### Hardwired vs. Microcoded

#### Microcoded control

- Implemented using ROMs/RAMs
- Indirect next\_state function: "here's how to compute next state"
- Slower ... but can do complex instructions
- Multi-cycle execution (of control)

#### Hardwired control

- Implemented using logic ("hardwired" can't re-program)
- Direct next\_state function: "here is the next state"
- Faster ... for simple instructions (speed is function of complexity)
- Single-cycle execution (of control)



## Why Learn Microcode/Microprogramming?


- To show how to build very small processors with complex ISAs
- To help you understand where CISC\* machines came from
- Because still used in common machines (x86, IBM360, PowerPC)
- As a gentle introduction into machine structures
- To help understand how technology drove the move to RISC\*

\* "CISC"/"RISC" names much newer than style of machines they refer to.



#### Control versus Datapath


 Processor designs can be split between datapath, where numbers are stored and arithmetic operations computed, and control, which sequences operations on datapath



- Biggest challenge for early computer designers was getting control circuitry correct
- Maurice Wilkes invented the idea of microprogramming to design the control unit of a processor for EDSAC-II, 1958
  - Foreshadowed by Babbage's "Barrel" and mechanisms in earlier programmable calculators

#### Microcoded CPU







#### Technology Influence

- When microcode appeared in 1950s, different technologies for:
  - Logic: Vacuum Tubes
  - Main Memory: Magnetic cores
  - Read-Only Memory: Diode matrix, punched metal cards,

• • •

- Logic very expensive compared to ROM or RAM
- ROM cheaper than RAM
- ROM much faster than RAM



#### RISC-V ISA

- New fifth-generation RISC design from UC Berkeley
- Realistic & complete ISA, but open & small
- Not over-architected for a certain implementation style
- Both 32-bit (RV32) and 64-bit (RV64) address-space variants
- Designed for multiprocessing
- Efficient instruction encoding
- Easy to subset/extend for education/research
- RISC-V spec available on Foundation website and github
- Increasing momentum with industry adoption



#### **RV32 Processor State**

Program counter (pc)

32x32-bit integer registers (**x0-x31**)

• x0 always contains a 0

32 floating-point (FP) registers (**f0-f31**)


• each can contain a single- or doubleprecision FP value (32-bit or 64-bit IEEE FP)

FP status register (fcsr), used for FP rounding mode & exception reporting

XLEN-1	0	FLEN-1		0
x0 / zero			fO	
x1			f1	
x2			f2	
x3			f3	
x4			f4	
x5			f5	
х6			f6	
x7			f7	
x8			f8	
х9			f9	
x10			f10	
x11			f11	
x12			f12	
x13			f13	
x14			f14	
x15			f15	
x16			f16	
x17			f17	
x18			f18	
x19			f19	
x20			f20	
x21			f21	
x22			f22	
x23			f23	
x24			f24	
x25			f25	
x26			f26	
x27			f27	
x28			f28	
x29			f29	
x30			f30	
x31			f31	
XLEN			FLEN	
XLEN-1	0	31		0
рс			fcsr	
XLEN			32	



#### RISC-V Instruction Encoding




Byte Address:

- Can support variable-length instructions.
- Base instruction set (RV32) always has fixed 32-bit instructions lowest two bits =  $11_2$
- All branches and jumps have targets at 16-bit granularity (even in base ISA where all instructions are fixed 32 bits)




#### **RISC-V Instruction Formats**



#### Single-Bus Datapath for Microcoded RISC-V





Microinstructions written as register transfers:

- MA:=PC means RegSel=PC; RegW=0; RegEn=1; MALd=1
- B:=Reg[rs2] means RegSel=rs2; RegW=0; RegEn=1; BLd=1
- Reg[rd]:=A+B means ALUop=Add; ALUEn=1; RegSel=rd; RegW=1



#### RISC-V Instruction Execution Phases

- Instruction Fetch
- Instruction Decode
- Register Fetch
- ALU Operations
- Optional Memory Operations
- Optional Register Writeback
- Calculate Next Instruction Address



#### Microcode Sketches (1)

Instruction Fetch: MA,A:=PC

PC:=A+4

wait for memory

IR:=Mem

dispatch on opcode

ALU: A:=Reg[rs1]

B:=Reg[rs2]

Reg[rd]:=ALUOp(A,B)

goto instruction fetch

ALUI: A:=Reg[rs1]

B:=Imml //Sign-extend 12b immediate

Reg[rd]:=ALUOp(A,B)

goto instruction fetch



#### Microcode Sketches (2)

LW: A:=Reg[rs1]

B:=Imml //Sign-extend 12b immediate

MA:=A+B

wait for memory

Reg[rd]:=Mem

goto instruction fetch

JAL: Reg[rd]:=A // Store return address

A:=A-4 // Recover original PC

B:=ImmJ // Jump-style immediate

PC:=A+B

goto instruction fetch

Branch: A:=Reg[rs1]

B:=Reg[rs2]

if (!ALUOp(A,B)) goto instruction fetch //Not taken

A:=PC //Microcode fall through if branch taken

A:=A-4


B:=ImmB// Branch-style immediate

PC:=A+B

goto instruction fetch



#### Pure ROM Implementation



How many address bits?

$$|\mu address| = |\mu PC| + |opcode| + 1 + 1$$

How many data bits?

$$|data| = |\mu PC| + |control signals| = |\mu PC| + 18$$

• Total ROM size =  $2^{|\mu address|}x|data|$ 



#### **Pure ROM Contents**

A	ddress			<u>Data</u>	
μΡϹ	Opcode	Cond?	Busy?	Control Lines	Next μPC
fetch0	Χ	Χ	X	MA,A:=PC	fetch1
fetch1	Χ	Χ	1		fetch1
fetch1	Χ	X	0	IR:=Mem	fetch2
fetch2	ALU	Χ	X	PC:=A+4	ALU0
fetch2	ALUI	Χ	X	PC:=A+4	ALUI0
fetch2	LW	X	X	PC:=A+4	LWO
••••					
ALU0	X	Χ	X	A:=Reg[rs1]	ALU1
ALU1	X	Χ	X	B:=Reg[rs2]	ALU2
ALU2	X	Χ	X	Reg[rd]:=ALUOp(A,B)	fetch0



#### Single-Bus Microcode RISC-V ROM Size

- Instruction fetch sequence 3 common steps
- ~12 instruction groups
- Each group takes ~5 steps (1 for dispatch)
- Total steps 3+12\*5 = 63, needs 6 bits for  $\mu PC$
- Opcode is 5 bits, ~18 control signals
- Total size =  $2^{(6+5+2)}x(6+18)=2^{13}x24 = ^25KiB!$




#### Reducing Control Store Size

- Reduce ROM height (#address bits)
  - Use external logic to combine input signals
  - Reduce #states by grouping opcodes
- Reduce ROM width (#data bits)
  - Restrict μPC encoding (next, dispatch, wait on memory, ...)
  - Encode control signals (vertical µcoding, nanocoding)



#### Single-Bus RISC-V Microcode Engine



 $\mu$ PC jump = next | spin | fetch | dispatch | ftrue | ffalse



#### μPC Jump Types

- *next* increments μPC
- *spin* waits for memory
- fetch jumps to start of instruction fetch
- dispatch jumps to start of decoded opcode group
- ftrue/ffalse jumps to fetch if Cond? true/false



#### **Encoded ROM Contents**

<u>Address</u>	<u>Data</u>	
μΡϹ	Control Lines	Next μPC
fetch0	MA,A:=PC	next
fetch1	IR:=Mem	spin
fetch2	PC:=A+4	dispatch
ALU0	A:=Reg[rs1]	next
ALU1	B:=Reg[rs2]	next
ALU2	Reg[rd]:=ALUOp(A,B)	fetch
Branch0	A:=Reg[rs1]	next
Branch1	B:=Reg[rs2]	next
Branch2	A:=PC	ffalse
Branch3	A:=A-4	next
Branch4	B:=ImmB	next
Branch5	PC:=A+B	fetch



#### Implementing Complex Instructions


Memory-memory add: M[rd] = M[rs1] + M[rs2]

<u>Address</u>	<u>Data</u>		
μΡϹ	Control Lines	Next μPC	
MMA0	MA:=Reg[rs1]	next	
MMA1	A:=Mem	spin	
MMA2	MA:=Reg[rs2]	next	
MMA3	B:=Mem	spin	
MMA4	MA:=Reg[rd]	next	
MMA5	Mem:=ALUOp(A,B)	spin	
MMA6		fetch	

Complex instructions usually do not require datapath modifications, only extra space for control program

Very difficult to implement these instructions using a hardwired controller without substantial datapath modifications


# Single-Bus Datapath for Microcoded RISC-V L海科技大學 ShanghaiTech Univers



Datapath unchanged for complex instructions!



#### Horizontal vs Vertical μCode





#### Nanocoding


Exploits recurring control signal patterns in µcode, e.g.,

ALU0 A 
$$\leftarrow$$
 Reg[rs1]

. . .

ALUIO A  $\leftarrow$  Reg[rs1]

• • •



- Motorola 68000 had 17-bit  $\mu$ code containing either 10-bit  $\mu$ jump or 9-bit nanoinstruction pointer
  - Nanoinstructions were 68 bits wide, decoded to give 196 control signals

#### Microprogramming in IBM 360



	M30	M40	M50	M65
Datapath width (bits)	8	16	32	64
μinst width (bits)	50	52	85	87
μcode size (K μinsts)	4	4	2.75	2.75
μstore technology	CCROS	TCROS	BCROS	BCROS
μstore cycle (ns)	750	625	500	200
memory cycle (ns)	1500	2500	2000	750
Rental fee (\$K/month)	4	7	15	35

• Only the fastest models (75 and 95) were hardwired



#### Microcode Emulation

- IBM initially miscalculated the importance of software compatibility with earlier models when introducing the 360 series
- Honeywell stole some IBM 1401 customers by offering translation software ("Liberator") for Honeywell H200 series machine
- IBM retaliated with optional additional microcode for 360 series that could emulate IBM 1401 ISA, later extended for IBM 7000 series
  - one popular program on 1401 was a 650 simulator, so some customers ran many 650 programs on emulated 1401s
  - i.e., 650 simulated on 1401 emulated on 360



### Microprogramming thrived in '60s and '70s

- Significantly faster ROMs than DRAMs were available
- For complex instruction sets, datapath and controller were cheaper and simpler
- New instructions , e.g., floating point, could be supported without datapath modifications
- Fixing bugs in the controller was easier
- ISA compatibility across various models could be achieved easily and cheaply

Except for the cheapest and fastest machines, all computers were microprogrammed



#### Microprogramming: early 1980s

- Evolution bred more complex micro-machines
  - Complex instruction sets led to need for subroutine and call stacks in µcode
  - $\bullet$  Need for fixing bugs in control programs was in conflict with readonly nature of  $\mu ROM$
  - → Writable Control Store (WCS) (B1700, QMachine, Intel i432, ...)
- With the advent of VLSI technology assumptions about ROM
   & RAM speed became invalid → more complexity
- Better compilers made complex instructions less important.
- Use of numerous micro-architectural innovations, e.g., pipelining, caches and buffers, made multiple-cycle execution of reg-reg instructions unattractive



#### VAX 11-780 Microcode

			;29744 ;29745	HERE F	OR CALLG	OR CALLS, AFTER PROBIN	IG THE EXTENT OF THE STACK
			;29746	=0	;		CALL SITE FOR MPUSH
		10 1211 1	;29747	CALL.7:	D_Q. AND	RC[T2].	STRIP MASK TO BITS 11-0
5557K	0	U 11F4,	0811,2035,0180,F910,0000,0CD8	129748		CALL, J/MPUSH	PUSH REGISTERS
			;29749				,
			129750		1		; RETURN FROM MPUSH
	77630		129751	12222	CACHE_D	LONG),	PUSH PC
335/K	7763K	U 11F5,	0000,003C,0180,3270,0000,134A	129752		LAB_R[SP]	, BY SP
			129753				7
5856K	•		129754				;
MOCOL	0	U 134A,	0018,0000,0180,FAF0,0200,134C	129755	CALL.8:	R[SP]&VA_LA-K[.8]	JUPDATE SP FOR PUSH OF PC &
			129756				
856K	•	11 4340	129757		,		AND THE RESERVE OF THE PROPERTY OF THE PROPERT
1020K	v	0 1340,	0800,003C,0180,FA68,0000,11F8	129758		D_R(FP)	FREADY TO PUSH FRAME POINTE
			29759 29760				
			129761	=0	,		CALL SITE FOR PSHSP
			129762		CACHE_D		STORE FP,
			129763		LAB_R(SE		GET SP AGAIN
856K	21 M	11F8.	0000,003D,6D80,3270,0084,6CD9	129764		CALL, J/PSHSP	1-16 TO SC
			129765	,25704		CADD, U/PSHSP	
			129766				
			129767		D_R[AP]		READY TO PUSH AP
856K	0	U 11F9,	0800,003C,3DF0,2E60,0000,134D	129768		Q_ID[PSL]	; AND GET PSW FOR COMBINATI
			129769				, AND GET POW FOR COMBINATI
			129770			***************************************	•••
			129771		CACHE_D		STORE OLD AP
			129772			OT.KC.1F1,	CLEAR PSW <t,n,z,v,c></t,n,z,v,c>
856K	21 M	U 134D,	0019,2024,8DC0,3270,0000,134E	129773		LAB_R(SP)	GET SP INTO LATCHES AGAIN
			129774				, , , , , , , , , , , , , , , , , , , ,
			;29775			*****************	;
856K	0	U 134E,	2010,0038,0180,F909,4200,1350	129776		PC&VA_RC[T1], FLUSH.IB	; LOAD NEW PC AND CLEAR OUT
			129777				
			129778		;		;
			129779		D_DAL.SC		PSW TO D<31:16>
			129780		G_RC[T2]		RECOVER MASK
			129781	No. of Lower and	SC-SC+K	.31,	PUT -13 IN SC
856K	0	1350,	OD10,0038,0DC0,6114,0084,9351	129782		LOAD. IB, PC_PC+1	START FETCHING SUBROUTINE
			129783				
			129784		1		1
			129785		D_DAL.SC		MASK AND PSW IN D<31:03>
			129786		Q_PC[T4]		GET LOW BITS OF OLD SP TO Q<1:0>
856K	•		0D10,0038,F5C0,F920,0084,9352	129787		SC_SC+K[.A]	PUT -3 IN SC



#### Writable Control Store (WCS)

- Implement control store in RAM not ROM
  - MOS SRAM memories now almost as fast as control store (core memories/DRAMs were 2-10x slower)
  - Bug-free microprograms difficult to write
- User-WCS provided as option on several minicomputers
  - Allowed users to change microcode for each processor
- User-WCS failed
  - Little or no programming tools support
  - Difficult to fit software into small space
  - Microcode control tailored to original ISA, less useful for others
  - Large WCS part of processor state expensive context switches
  - Protection difficult if user can change microcode
  - Virtual memory required restartable microcode



#### Microprogramming is far from extinct

- Played a crucial role in micros of the Eighties
  - DEC uVAX, Motorola 68K series, Intel 286/386
- Plays an assisting role in most modern micros
  - e.g., AMD Zen, Intel Sky Lake, Intel Atom, IBM PowerPC, ...
  - Most instructions executed directly, i.e., with hard-wired control
  - Infrequently-used and/or complicated instructions invoke microcode
- Patchable microcode common for post-fabrication bug fixes, e.g. Intel processors load μcode patches at bootup
  - Intel had to scramble to resurrect microcode tools and find original microcode engineers to patch Meltdown/Spectre security vulnerabilities



#### Conclusion

- From instructions to microcodes
- ROP



#### Acknowledgements

- These slides contain materials developed and copyright by:
  - Prof. Krste Asanovic (UC Berkeley)
  - Prof. Hakim Weatherspoon (Cornell)
  - Prof. Xi Li (USTC)
  - Prof. Michel Boyer (Université de Montréal)
  - Prof. Hovav Shacham (UT Austin)
  - Prof. Daniel J. Sorin (Duke)
  - Dr. Paul Durand (Kent University)
  - Prof. Daniel Sanchez (MIT)
  - Prof. Mengjia Yan (MIT)
  - Prof. Anthony Stone (Cambridge)
  - Prof. John Wawrzynek (UC Berkeley)