

# CS211 Advanced Computer Architecture L04 Pipeline I

Chundong Wang September 26th, 2025

#### Admin



- Lab 1
  - Do not miss the deadline
- HW 1
  - To be issued soon in Piazza
- Submissions on Gradescope



#### Previously in CS211

- Datapath is the collection of hardware components and their connection in a processor
  - Determines the <u>static</u> structure of processor
  - e.g., inst/data caches, register file, ALU(s), lots of multiplexers, etc.
- **Control logic** determines the <u>dynamic</u> flow of data between the components, e.g.,
  - the control lines of MUXes and ALU
  - read/write controls of caches and register files
  - enable/disable controls of flip-flops
- Microarchitecture = datapath + control logic



#### Previously in CS211

- Microcoding, an effective technique to manage control unit complexity, invented in era when logic (tubes), main memory (magnetic core), and ROM (diodes) used different technologies
- Difference between ROM and RAM speed motivated additional complex instructions
- Technology advances leading to fast SRAM made technology assumptions invalid
- Complex instructions sets impede parallel and pipelined implementations




#### "Iron Law" of Processor Performance

- Instructions per program depends on source code, compiler technology, and ISA
- Cycles per instructions (CPI) depends on ISA and microarchitecture
- Time per cycle depends upon the microarchitecture and base technology



#### **CPI for Microcoded Machine**



Total clock cycles = 
$$7+5+10 = 22$$
  
Total instructions =  $3$   
CPI =  $22/3 = 7.33$ 

CPI is always an arithmetic average over a large number of instructions.



# **IC Technology Changes Tradeoffs**

- Logic, RAM, ROM all implemented using MOS transistors
- Semiconductor RAM ~ same speed as ROM



# Reconsidering Microcode Machine (Na Colombia 68000 example)


Exploit Ecurring control signal patterns in µcode, e.g.,

ALU0 A  $\leftarrow$  Reg[rs1]

• • •

ALUIO A  $\leftarrow$  Reg[rs1]

. . .



- Motorola 68000 had 17-bit  $\mu$ code containing either 10-bit  $\mu$ jump or 9-bit nanoinstruction pointer
  - Nanoinstructions were 68 bits wide, decoded to give 196 control signals



#### From CISC to RISC


- Use fast RAM to build fast instruction *cache* of user-visible instructions, not fixed hardware micro-routines
  - Contents of fast instruction memory change to fit application needs
- Use simple ISA to enable hardwired pipelined implementation
  - Most compiled code only used few CISC instructions
  - Simpler encoding allowed pipelined implementations
  - RISC ISA comparable to vertical microcode
- Further benefit with integration
  - In early '80s, finally fit 32-bit datapath + small caches on single chip
  - No chip crossings in common case allows faster operation


Chapter 1.4 "Trends in Technology" of Textbook for CS211 "Computer Architecture: A Quantitative Approach, Sixth Edition."



# Berkeley RISC Chips

RISC-I (1982) Contains 44,420 transistors, fabbed in 5 μm NMOS, with a die area of 77 mm<sup>2</sup>, ran at 1 MHz. This chip is probably the first VLSI RISC.





RISC-II (1983) contains 40,760 transistors, was fabbed in 3 µm NMOS, ran at 3 MHz, and the size is 60 mm<sup>2</sup>.

Stanford built some too...




#### "Iron Law" of Processor Performance

- Instructions per program depends on source code, compiler technology, and ISA
- Cycles per instructions (CPI) depends on ISA and microarchitecture
- Time per cycle depends upon the microarchitecture and base technology

Microarchitecture	СРІ	cycle time
Microcoded	>1	short
Single-cycle unpipelined	1	long
Pipelined	1	short




#### Classic 5-Stage RISC Pipeline



This version designed for regfiles/memories with synchronous reads and writes.



# **CPI Examples**




3 instructions, 22 cycles, CPI=7.33

#### <u>Unpipelined machine</u>



3 instructions, 3 cycles, CPI=1

#### Pipelined machine



3 instructions, 3 cycles, CPI=1

5-stage pipeline CPI≠5!!!



# Pipeline Design

- Balancing work in pipeline stages
  - How many stages and what is done in each stage?
- Keeping the pipeline correct, moving, and full in the presence of events that disrupt pipeline flow
  - Hazards
  - Do not forget long-latency (multi-cycle) operations
    - mul/div vs. add/sub vs. shl/xor
- Handling exceptions, interrupts
- Improving pipeline throughput
  - Minimizing stalls




# Instructions interact with each other in pipeline

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline structural hazard
- An instruction may depend on something produced by an earlier instruction
  - Dependence may be for a data value
    - $\rightarrow$  data hazard
  - Dependence may be for the next instruction's address
    - → control hazard (branches, exceptions)
- Handling hazards generally introduces bubbles into pipeline and reduces ideal CPI > 1

# Pipeline CPI Examples







# Resolving Structural Hazards

- Structural hazard occurs when two instructions need same hardware resource at same time
  - Can resolve in hardware by stalling newer instruction till older instruction finished with resource
- A structural hazard can always be avoided by adding more hardware to design
  - E.g., if two instructions both need a port to memory at same time, could avoid hazard by adding second port to memory
- Classic RISC 5-stage integer pipeline has no structural hazards by design
  - Many RISC implementations have structural hazards on multi-cycle units such as multipliers, dividers, floating-point units, etc., and can have on register writeback ports



# Types of Data Hazards

# Consider executing a sequence of register-register instructions of type:

$$r_k \leftarrow r_i \text{ op } r_j$$

#### Data-dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
  
 $r_5 \leftarrow r_3 \text{ op } r_4$ 

Read-after-Write  $r_{\scriptscriptstyle E} \leftarrow r_{\scriptscriptstyle 2} \text{ op } r_{\scriptscriptstyle A}$  (RAW) hazard

#### Anti-dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
  
 $r_1 \leftarrow r_4 \text{ op } r_5$ 

Write-after-Read (WAR) hazard

#### Output-dependence

$$r_3 \leftarrow r_1 \text{ op } r_2$$
  
 $r_3 \leftarrow r_6 \text{ op } r_7$ 

Write-after-Write (WAW) hazard



# Three Strategies for Data Hazards

#### Interlock

 Wait for hazard to clear by holding dependent instruction in issue stage

#### Bypass


 Resolve hazard earlier by bypassing value as soon as available

#### Speculate

Guess on value, correct if wrong




#### Interlocking Versus Bypassing



F	D	X	M	w	add x1, x3, x5	Bypass around ALU
	F	D	X	M	W   sub x2, x1, x4	with no bubbles




# **Example Bypass Path**



#### Fully Bypassed Data Path







#### Value Speculation for RAW Data Hazards

- Rather than wait for value, can guess value!
- So far, only effective in certain limited cases:
  - Branch prediction
  - Stack pointer updates
  - Memory address disambiguation

The impact of misprediction might be horrible, e.g., Spectre




#### **Control Hazards**

#### What do we need to calculate next PC?

- For Unconditional Jumps
  - Opcode, PC, and offset
- For Jump Register
  - Opcode, Register value, and offset
- For Conditional Branches
  - Opcode, Register (for condition), PC and offset
- For all other instructions
  - Opcode and PC (and have to know it's not one of above )




#### Control flow information in pipeline






#### RISC-V Unconditional PC-Relative Jumps





# Pipelining for Unconditional PC-Relative Jumps





#### **Branch Delay Slots**

There was only one delay slot for most RISC architectures that incorporated them, e.g., MIPS.

 Early RISCs adopted idea from pipelined microcode engines, and changed ISA semantics so instruction after branch/jump is always executed before control flow change occurs:

```
0x100 j target
0x104 add x1, x2, x3 // Executed before target
...
0x205 target: xori x1, x1, 7
```

 Software has to fill delay slot with useful work, or fill with explicit NOP instruction

F	5	X	M l	ا ل	j target			
	F	D	$\left  \begin{array}{c} x \end{array} \right $	M	W add x1, x2, x3			
	7	F	D	X	M	$\sqrt{\mathbf{W}}$	target: xori x1, x1, 7	




#### Post-1990 RISC ISAs don't have delay slots

- Encodes microarchitectural detail into ISA
  - c.f. IBM 650 drum layout
- Performance issues
  - Increased I-cache misses from NOPs in unused delay slots
  - I-cache miss on delay slot causes machine to wait, even if delay slot is a NOP
- Complicates more advanced microarchitectures
  - Consider 30-stage pipeline with four-instruction-per-cycle issue
- Better branch prediction reduced need
  - Branch prediction in later lecture




#### **RISC-V Conditional Branches**





#### Pipelining for Conditional Branches





# Why instruction may not be dispatched every cycle in classic 5-stage pipeline (CPI>1)

- Full bypassing may be too expensive to implement
  - typically all frequently used paths are provided
  - some infrequently used bypass paths may increase cycle time and counteract the benefit of reducing CPI
- Loads have two-cycle latency
  - Instruction after load cannot use load result
  - MIPS-I ISA defined load delay slots, a software-visible pipeline hazard (compiler schedules independent instruction or inserts NOP to avoid hazard). Removed in MIPS-II (pipeline interlocks added in hardware)
    - MIPS: "Microprocessor without Interlocked Pipeline Stages"
- Jumps/Conditional branches may cause bubbles
  - kill following instruction(s) if no delay slots

    Machines with software-visible delay slots may execute significant
    number of NOP instructions inserted by the compiler.

    NOPs reduce CPI, but increase instructions/program!



#### Traps and Interrupts

In class, we'll use following terminology

- *Exception*: An unusual internal event caused by program during execution
  - E.g., page fault, arithmetic underflow
- Interrupt: An external event outside of running program
- Trap: Forced transfer of control to supervisor caused by exception or interrupt
  - Not all exceptions cause traps (c.f. IEEE 754 floating-point standard)




# History of Exception Handling

- Analytical Engine had overflow exceptions
- First system with traps was Univac-I, 1951
  - Arithmetic overflow would either
    - 1. trigger the execution a two-instruction fix-up routine at address 0, or
    - 2. at the programmer's option, cause the computer to stop
  - Later Univac 1103, 1955, modified to add external interrupts
    - Used to gather real-time wind tunnel data
- First system with I/O interrupts was DYSEAC, 1954
  - Had two program counters, and I/O signal caused switch between two PCs
  - Also, first system with DMA (Direct Memory Access by I/O device)
  - And, first mobile computer!



# DYSEAC, first mobile computer!



- Carried in two tractor trailers, 12 tons + 8 tons
- Built for US Army Signal Corps




# Asynchronous Interrupts

- An I/O device requests attention by asserting one of the prioritized interrupt request lines
- When the processor decides to process the interrupt
  - It stops the current program at instruction  $I_i$ , completing all the instructions up to  $I_{i-1}$  (precise interrupt)
  - It saves the PC of instruction I<sub>i</sub> in a special register (EPC)
  - It disables interrupts and transfers control to a designated interrupt handler running in supervisor mode



# Trap: altering the normal flow of control



An external or internal event that needs to be processed by another (system) program. The event is usually unexpected or rare from program's point of view.



#### Trap Handler

- Saves *EPC* before enabling interrupts to allow nested interrupts ⇒
  - need an instruction to move EPC into GPRs
  - need a way to mask further interrupts at least until EPC can be saved
- Needs to read a status register that indicates the cause of the trap
- Uses a special indirect jump instruction ERET (return-from-environment) which
  - enables interrupts
  - restores the processor to the user mode
  - restores hardware status and control state




# Synchronous Trap

- A synchronous trap is caused by an exception on a particular instruction
- In general, the instruction cannot be completed and needs to be *restarted* after the exception has been handled
  - requires undoing the effect of one or more partially executed instructions
- In the case of a system call trap, the instruction is considered to have been completed
  - a special jump instruction involving a change to a privileged mode
  - Check <a href="https://toast-lab.sist.shanghaitech.edu.cn/courses/CS211@ShanghaiTech/Fall-2020/resources/trap.pdf">https://toast-lab.sist.shanghaitech.edu.cn/courses/CS211@ShanghaiTech/Fall-2020/resources/trap.pdf</a> for system calls, interrupt, etc.




#### Exception Handling 5-Stage Pipeline



**Asynchronous Interrupts** 

- How to handle multiple simultaneous exceptions in different pipeline stages?
- How and where to handle external asynchronous interrupts?







#### Exception Handling 5-Stage Pipeline

- Hold exception flags in pipeline until commit point (M stage)
- Exceptions in earlier pipe stages override later exceptions for a given instruction
- Inject external interrupts at commit point (override others)
- If trap at commit: update Cause and EPC registers, kill all stages, inject handler PC into fetch stage



# Speculating on Exceptions

- Prediction mechanism
  - Exceptions are rare, so simply predicting no exceptions is very accurate!
- Check prediction mechanism
  - Exceptions detected at end of instruction execution pipeline, special hardware for various exception types
- Recovery mechanism
  - Only write architectural state at commit point, so can throw away partially executed instructions after exception
  - Launch exception handler after flushing pipeline
- Bypassing allows use of uncommitted instruction results by following instructions



#### Conclusion

- Pipeline design
- Hazards
- Exception handling



#### Acknowledgements

- These slides contain materials developed and copyright by:
  - Prof. Nima Honarmand (SUNY)
  - Prof. Krste Asanovic (UC Berkeley)
  - Prof. Onur Mutlu (ETHZ)
  - Prof. Shuai Wang (NJU)
  - Prof. Xuehai Zhou (USTC)
  - Prof. Hakim Weatherspoon (Cornell)
  - Prof. Junfeng Yang (Columbia)
  - Prof. Qiang Zeng (University of South Carolina)